


Fig. 1






Fig. 2




Fig. 3

FIG. 4 is a block diagram of a system for processing video data.




Fig. 4




Fig. 5





Fig. 6



Sync Circuitry

Fig. 7

800




Fig. 8






Fig. 9




Fig. 10a




Fig. 10b




Fig. 10c




Fig. 10d




Fig. 10e




Fig. 10f




Fig. 11




Fig. 12

1300




Fig. 13